Circuit implementation of on-chip trainable spiking neural network using CMOS based memristive STDP synapses and LIF neurons

Sahibia Kaur Vohra, Sherin A. Thomas, Mahendra Sakare, Devarshi Mrinal Das. Circuit implementation of on-chip trainable spiking neural network using CMOS based memristive STDP synapses and LIF neurons. Integration, 95:102122, March 2024. [doi]

Authors

Sahibia Kaur Vohra

This author has not been identified. Look up 'Sahibia Kaur Vohra' in Google

Sherin A. Thomas

This author has not been identified. Look up 'Sherin A. Thomas' in Google

Mahendra Sakare

This author has not been identified. Look up 'Mahendra Sakare' in Google

Devarshi Mrinal Das

This author has not been identified. Look up 'Devarshi Mrinal Das' in Google