VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits

D. M. H. Walker, Stephen W. Director. VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 5(4):541-556, 1986. [doi]

Abstract

Abstract is missing.