Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods

David Walter, Scott Little, Chris J. Myers, Nicholas Seegmiller, Tomohiro Yoneda. Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods. IEEE Trans. on CAD of Integrated Circuits and Systems, 27(12):2223-2235, 2008. [doi]

Authors

David Walter

This author has not been identified. Look up 'David Walter' in Google

Scott Little

This author has not been identified. Look up 'Scott Little' in Google

Chris J. Myers

This author has not been identified. Look up 'Chris J. Myers' in Google

Nicholas Seegmiller

This author has not been identified. Look up 'Nicholas Seegmiller' in Google

Tomohiro Yoneda

This author has not been identified. Look up 'Tomohiro Yoneda' in Google