David Walter, Scott Little, Chris J. Myers, Nicholas Seegmiller, Tomohiro Yoneda. Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods. IEEE Trans. on CAD of Integrated Circuits and Systems, 27(12):2223-2235, 2008. [doi]
No references recorded for this publication.
No citations of this publication recorded.