A 1.1GHz 12μA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications

Y. Wang, H. Ahn, Uddalak Bhattacharya, T. Coan, Fatih Hamzaoglu, W. Hafez, C.-H. Jan, R. Kolar, S. Kulkarni, J. Lin, Y. Ng, I. Post, L. Wel, Y. Zhang, K. Zhang, Mark Bohr. A 1.1GHz 12μA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications. In 2007 IEEE International Solid-State Circuits Conference, ISSCC 2007, Digest of Technical Papers, San Francisco, CA, USA, February 11-15, 2007. pages 324-606, IEEE, 2007. [doi]

Authors

Y. Wang

This author has not been identified. It may be one of the following persons: Look up 'Y. Wang' in Google

H. Ahn

This author has not been identified. Look up 'H. Ahn' in Google

Uddalak Bhattacharya

This author has not been identified. Look up 'Uddalak Bhattacharya' in Google

T. Coan

This author has not been identified. Look up 'T. Coan' in Google

Fatih Hamzaoglu

This author has not been identified. Look up 'Fatih Hamzaoglu' in Google

W. Hafez

This author has not been identified. Look up 'W. Hafez' in Google

C.-H. Jan

This author has not been identified. Look up 'C.-H. Jan' in Google

R. Kolar

This author has not been identified. Look up 'R. Kolar' in Google

S. Kulkarni

This author has not been identified. Look up 'S. Kulkarni' in Google

J. Lin

This author has not been identified. Look up 'J. Lin' in Google

Y. Ng

This author has not been identified. Look up 'Y. Ng' in Google

I. Post

This author has not been identified. Look up 'I. Post' in Google

L. Wel

This author has not been identified. Look up 'L. Wel' in Google

Y. Zhang

This author has not been identified. Look up 'Y. Zhang' in Google

K. Zhang

This author has not been identified. Look up 'K. Zhang' in Google

Mark Bohr

This author has not been identified. Look up 'Mark Bohr' in Google