Baokang Wang, Yuki Fukazawa, Toshio Kondo, Takahiro Sasaki. A cache memory with unit tile and line accessibility. In International Conference on High Performance Computing & Simulation, HPCS 2016, Innsbruck, Austria, July 18-22, 2016. pages 866-874, IEEE, 2016. [doi]
Abstract is missing.