Design of an Inter-plane Circuit for Clocked PLAs

Chua-Chin Wang, Ya-Hsin Hsueh, Yu-Tsun Chien, Ying-Pei Chen. Design of an Inter-plane Circuit for Clocked PLAs. VLSI Design, 2002(4):373-381, 2002. [doi]

Abstract

Abstract is missing.