A 12-bit 20-MS/s pipelined ADC with nested digital background calibration

Xiaoyue Wang, Paul J. Hurst, Stephen H. Lewis. A 12-bit 20-MS/s pipelined ADC with nested digital background calibration. In Proceedings of the IEEE Custom Integrated Circuits Conference, CICC 2003, San Jose, CA, USA, September 21 - 24, 2003. pages 409-412, IEEE, 2003. [doi]

Abstract

Abstract is missing.