Fault Analysis on Two-Level (K+1)-Valued Logic Circuits

Hui Min Wang, Chung-Len Lee, Jwu E. Chen. Fault Analysis on Two-Level (K+1)-Valued Logic Circuits. In ISMVL. pages 181-188, 1992.

Abstract

Abstract is missing.