A digital to time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS

Bindi Wang, Yao-Hong Liu, Pieter Harpe, Johan H. C. van den Heuvel, Bo Liu, Hao Gao, Robert Bogdan Staszewski. A digital to time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, May 24-27, 2015. pages 2289-2292, IEEE, 2015. [doi]

Abstract

Abstract is missing.