Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration

Jianxing Wang, Pooja Roy, Weng-Fai Wong, Xiuyuan Bi, Hai Li. Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration. In 32nd IEEE International Conference on Computer Design, ICCD 2014, Seoul, South Korea, October 19-22, 2014. pages 133-138, IEEE, 2014. [doi]

Authors

Jianxing Wang

This author has not been identified. Look up 'Jianxing Wang' in Google

Pooja Roy

This author has not been identified. Look up 'Pooja Roy' in Google

Weng-Fai Wong

This author has not been identified. Look up 'Weng-Fai Wong' in Google

Xiuyuan Bi

This author has not been identified. Look up 'Xiuyuan Bi' in Google

Hai Li

This author has not been identified. Look up 'Hai Li' in Google