A 550- $\mu$ W 20-kHz BW 100.8-dB SNDR Linear- Exponential Multi-Bit Incremental $\Sigma\Delta$ ADC With 256 Clock Cycles in 65-nm CMOS - researchr publication

researchr

You are not signed in
Sign in
Sign up

Biao Wang, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, Rui P. Martins. A 550- $\mu$ W 20-kHz BW 100.8-dB SNDR Linear- Exponential Multi-Bit Incremental $\Sigma\Delta$ ADC With 256 Clock Cycles in 65-nm CMOS. J. Solid-State Circuits, 54(4):1161-1172, 2019. [doi]

Abstract is missing.

runs on WebDSL