An expected hypervolume improvement algorithm for architectural exploration of embedded processors

Hongwei Wang, Jinglin Shi, Ziyuan Zhu. An expected hypervolume improvement algorithm for architectural exploration of embedded processors. In Proceedings of the 53rd Annual Design Automation Conference, DAC 2016, Austin, TX, USA, June 5-9, 2016. pages 161, ACM, 2016. [doi]

Abstract

Abstract is missing.