An on-chip ESD protection circuit with low trigger voltage in BiCMOS technology

Albert Z. H. Wang, Chen-Hui Tsay. An on-chip ESD protection circuit with low trigger voltage in BiCMOS technology. J. Solid-State Circuits, 36(1):40-45, 2001. [doi]

Abstract

Abstract is missing.