On generation of the minimum pattern set for data path elements in SoC design verification based on port order fault model - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chun-Yao Wang, Shing-Wu Tung, Jing-Yang Jou. On generation of the minimum pattern set for data path elements in SoC design verification based on port order fault model. In Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop 2001, Monterey, California, USA, November 7-9, 2001. pages 145-150, IEEE Computer Society, 2001. [doi]

This author has not been identified. Look up 'Chun-Yao Wang' in GoogleThis author has not been identified. Look up 'Shing-Wu Tung' in GoogleThis author has not been identified. Look up 'Jing-Yang Jou' in Google

runs on WebDSL