A 3.3-V/5-V low power TTL-to-CMOS input buffer

Chi-Chang Wang, Jiin-Chuan Wu. A 3.3-V/5-V low power TTL-to-CMOS input buffer. J. Solid-State Circuits, 33(4):598-603, 1998. [doi]

Authors

Chi-Chang Wang

This author has not been identified. Look up 'Chi-Chang Wang' in Google

Jiin-Chuan Wu

This author has not been identified. Look up 'Jiin-Chuan Wu' in Google