An energy-efficient microprocessor using multilevel error correction for timing error tolerance - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sheng Wang 0005, Xiaoyan Xiang, Chen Chen, Jianyi Meng. An energy-efficient microprocessor using multilevel error correction for timing error tolerance. In 2015 IEEE 11th International Conference on ASIC, ASICON 2015, Chengdu, China, November 3-6, 2015. pages 1-4, IEEE, 2015. [doi]

This author has not been identified. Look up 'Sheng Wang 0005' in GoogleThis author has not been identified. Look up 'Xiaoyan Xiang' in GoogleThis author has not been identified. Look up 'Chen Chen' in GoogleThis author has not been identified. Look up 'Jianyi Meng' in Google

runs on WebDSL