Reuse-aware modulo scheduling for stream processors

Li Wang, Jingling Xue, Xuejun Yang. Reuse-aware modulo scheduling for stream processors. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010. pages 1112-1117, IEEE, 2010. [doi]

Abstract

Abstract is missing.