A case for exploiting complex arithmetic circuits towards performance yield enhancement

Shingo Watanabe, Masanori Hashimoto, Toshinori Sato. A case for exploiting complex arithmetic circuits towards performance yield enhancement. In 10th International Symposium on Quality of Electronic Design (ISQED 2009), 16-18 March 2009, San Jose, CA, USA. pages 401-407, IEEE, 2009. [doi]

Authors

Shingo Watanabe

This author has not been identified. Look up 'Shingo Watanabe' in Google

Masanori Hashimoto

This author has not been identified. Look up 'Masanori Hashimoto' in Google

Toshinori Sato

This author has not been identified. Look up 'Toshinori Sato' in Google