A Multi-channel 12-bits 100MS/s SAR ADC in 65nm CMOS

Yigang Wei, Tianxiang Wu, Shunli Ma, Junyan Ren. A Multi-channel 12-bits 100MS/s SAR ADC in 65nm CMOS. In 15th IEEE International Conference on ASIC, ASICON 2023, Nanjing, China, October 24-27, 2023. pages 1-4, IEEE, 2023. [doi]

Authors

Yigang Wei

This author has not been identified. Look up 'Yigang Wei' in Google

Tianxiang Wu

This author has not been identified. Look up 'Tianxiang Wu' in Google

Shunli Ma

This author has not been identified. Look up 'Shunli Ma' in Google

Junyan Ren

This author has not been identified. Look up 'Junyan Ren' in Google