The following publications are possibly variants of this publication:
- A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOSWen-Lan Wu, Yan Zhu, Li Ding, Chi-Hang Chan, U. Fat Chio, Sai-Weng Sin, Seng-Pan U., Rui Paulo Martins. iscas 2013: 2239-2242 [doi]
- A 68.36 dB 12 bit 100MS/s SAR ADC with a low-noise comparator in 14-nm CMOS FinFetYan Zheng, Jingchao Lan, Fan Ye 0001, Junyan Ren. asicon 2021: 1-4 [doi]
- A 12-bit 100MS/s SAR ADC With Equivalent Split-Capacitor and LSB-Averaging in 14-nm CMOS FinFETYan Zheng, Jingchao Lan, Fan Ye 0001, Junyan Ren. access, 9:169107-169121, 2021. [doi]