Table of Contents

• Dual code channel hybrid readout circuit based on high precision Photoelectric encodersFeng-Wei Wang, Yunhao Fu, Yu-Chun Chang, Fei Wang, Dongxu Zhao. 1-4 [doi]
• Monolithic Logic Units based on DCFL Structure on p-GaN platform for GaN ICsMaolin Pan, Luyu Wang, Qiang Wang, Penghao Zhang, Yuhang Wang, Min Xu. 1-4 [doi]
• A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based ChipsWenyong Zhou, Yuan Ren, Jiajun Zhou, Tianshu Hou, Ngai Wong. 1-4 [doi]
• A Novel TFET-MOSFET Hybrid SRAM for Ultra-Low-Power ApplicationsRenjie Wei, Kaifeng Wang, Zhixuan Wang, Libo Yang, Fangxing Zhang, Yongqin Wu, Ye Ren, Le Ye, Lining Zhang, Weihai Bu, Ru Huang, Qianqian Huang. 1-4 [doi]
• Steeper Subthreshold Swing Attained in Ge-Source Inductive Tunneling FET via Epitaxial Tunnel Layer for Suppressed Point TunnelingYen-Chen Chang, Wei Heng Tai, Jyi-Tsong Lin. 1-4 [doi]
• A 27-to-65-GHz CMOS Amplifier with Tunable Frequency ResponseLeshan Xu, Takeshi Yoshida, Shunsuke Yabuki, Minoru Fujishima, Satoshi Tanaka. 1-4 [doi]
• HDDB: a High Density Digital Waveform Storage MethodBiwei Liu, Zhenyu Zhao, Jiageng Shi, Jie Zhou, WenCheng Jiang. 1-7 [doi]
• Optimal design of short circuit robustness for high voltage and high power IGBTsRui Jin, Niannian Ge, Ruifen Nie, Baohua Tian, Feng He, Xiamin Hao. 1-5 [doi]
• Logic Synthesis for Emerging TechnologiesGiovanni De Micheli. 1-4 [doi]
• Low-Complexity GAI-BP Detection for MIMO Systems with Threshold-Updating StrategyWenyu Huang, Yifan Shi, Wenyue Zhou, Jiaqian Ling, Xiaohu You 0001, Chuan Zhang 0001. 1-4 [doi]
• Receiver Characterization with On-Die Eye Monitor (ODEM) in LPDDR5 and DDR5 SDRAMFeng Dan Lin, Kang Leo Zhao. 1-4 [doi]
• A Wideband Inductorless LNA Employing Dual-Loop Feedback for Low-Power ApplicationsZhaolin Yang, Jing Jin 0005, Yuyang Chen, Jianjun Zhou, Xiaoming Liu 0008. 1-4 [doi]
• An Analytical Model for Domain-Specific Accelerator Deploying Sparse LU FactorizationShuaibo Huang, Jiang Sha, Longxing Shi. 1-4 [doi]
• A Novel Semi-superjunction SiC Trench MOSFET with Ultra-low Specific On-resistanceZhaoyu Ai, Haiyun Liu, Xinyang Chen, Jing Feng, Yuxi Zhou, MouFu Kong. 1-4 [doi]
• A Highly Automated and Rapid Datasheet Driven Empirical Modeling Process of SiC MOSFETs with High Accuracy and Robust ConvergenceZhenbo Rao, Yan Wang. 1-4 [doi]
• A Non-Centralized Routing Scheme with Phase-Caching CDR for Nanosecond-Level Optical Switching SystemsXin Lu, Heng Zhang, LeiLei Wang, Tao Fang, Chunhui Zhang, Feng Wang, Li Du, Yashe Liu, Xiangfei Chen, Yuan Du. 1-4 [doi]
• Integration Of Micro Surface Mount Components On Printed Circuit Board By micro-Transfer PrintingQiang Cheng, ZhaoCong Wang, Yingxiong Song, Jian Chen, Qianwu Zhang, Nan Ye. 1-3 [doi]
• A Low-Complexity Algorithm for JPEG-LS-Based RAW Domain CompressionYeping Zheng, Tingting Li, Wei Li, Faxing Lei, Jiarui Liu, Yibo Fan. 1-4 [doi]
• Design of Smooth Mode Transition Buck-Boost Converter Based on Adaptive Offset CancellationShenhao Jiang, Hao Chen, Shaowei Zhen, Keyu Li, Xin Chen, Liang Huang, Yongsheng Du, Bo Zhang. 1-4 [doi]
• OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning ToolkitJing Mai, Jiarui Wang, Zhixiong Di, Guojie Luo, Yun Liang 0001, Yibo Lin. 1-4 [doi]
• Numerical Characterization of a 5-Layer (Pt/Ta/TaO/AlO/W) RRAM DeviceJiahao Li, Wanlan Yang, Xing Zhou. 1-4 [doi]
• An Improved Delay Cell with Low Power Consumption and Strong Driving CapabilityCai Tian, Tianxiang Wu, Shunli Ma, Wenzhong Bao. 1-4 [doi]
• A Multi-channel 12-bits 100MS/s SAR ADC in 65nm CMOSYigang Wei, Tianxiang Wu, Shunli Ma, Junyan Ren. 1-4 [doi]
• Design of PUF Circuit Based on Charge Leakage of Cascade Dynamic GateXudong Wu, Gang Li, Pengjun Wang. 1-4 [doi]
• A 256-channel 11-bit OLED Source Driver IC with Unit Current CalibrationShuaichen Mu, Xiaoyu Guo, Hongge Li. 1-4 [doi]
• Permutation-Based Approximate Multiplier with High AccuracyKunlong Li, Yunfei Dai, Zhen Li, Lingli Wang. 1-4 [doi]
• A Low-complexity Max Unpooling Achitecture for CNNsXiaojun Zhang, Chenshi Zhu, Qin Han, Zhengrong Wang, Dexue Zhang. 1-4 [doi]
• A 59.99dB SNDR 1.13mW Ping-pong NS SAR ADC for 3-D Transesophageal EchocardiographyJing Li, Tianci Zhang, Yingchen Liu, Penghao Jiang, Zhong Zhang 0002, Qihui Zhang, Ning Ning 0002, Qi Yu 0002. 1-4 [doi]
• A High Precision CMOS Temperature Detector with Curvature Calibration TechniqueWeizhen Cai, Jianjun Zhou, Xiaobo Chen, Xiaoming Liu. 1-4 [doi]
• A Low-Complexity Timing Skew Mismatch Calibration Method for Time-Interleaved ADCsSujuan Liu, Shibo Li, Xudong Sun. 1-4 [doi]
• A High Linearity Large Time Constants Switched-Resistor Filter for Biomedical ApplicationsYajie Zhao, Yizhou Jiang, Weiming Hu, Yajie Qin. 1-4 [doi]
• UACT: A Unified Energy-efficient Computing Architecture for CNN and TCNNYufan Chen, Xuyang Duan, Jun Han 0003. 1-4 [doi]
• A PSR Enhancement Scheme: An Overview of Feed-Forward Ripple Cancellation TechniqueWentao Zheng, Xiaohang Wang, Libo Qian. 1-4 [doi]
• Complementary Field-Effect Transistors: From Silicon to 2D MaterialsMansun Chan. 1-4 [doi]
• Analysis and Modeling of Non-ideal Effects in SAR ADCYaxin Zeng, Hao Xu 0005, Xi Feng, Na Yan. 1-4 [doi]
• Hardware Implementation of Chromatic Dispersion Compensation in Finite FieldsZhenhao Ji, Ruiyang Ji, Mingyuan Ding, Xiangning Song, Xiaohu You 0001, Chuan Zhang 0001. 1-4 [doi]
• Extracting statistical distributions of RTN originating from both acceptor-like and donor-like trapsKean Hong Tok, Jian Fu Zhang 0001, James Brown, Zhigang Ji, Weidong Zhang 0002. 1-4 [doi]
• A Compilation Toolchain of Neural Networks for FPGA BackendJun Zeng, Panfeng Wang, Haili Wang, Hailong Yao, Fuchun Sun. 1-4 [doi]
• A SPAD Relative Address Coding for Lateral Resolution Improvement in Coincidence DetectionChenggong Wan, Lixia Zheng, Jin Wu. 1-4 [doi]
• A Low Jitter Current-Mode Multiplying Delay-Locked Loop Applied to High-Precision TDCJin Sun, Jiahao Hu, Ziqi Song, Qing Li, Dian He, Hujun Jia. 1-4 [doi]
• A General-Purpose Compiler Design for Instruction-Based AI Accelerator ImplementationMengxuan Wang, Yuan Linghu, Chang Wu. 1-4 [doi]
• Not your father's stochastic computing (SC)! Efficient yet Accurate End-to-End SC Accelerator DesignMeng Li 0004, Yixuan Hu, Tengyu Zhang, Renjie Wei, Yawen Zhang, Ru Huang, Runsheng Wang. 1-4 [doi]
• DSSMNeRF: Depth Self-supervised MVS NeRFYixuan Tong, Gengsheng Chen, Wei Xu. 1-4 [doi]
• A 28nm 15.09nJ/inference Neuromorphic Processor with SRAM-Based Charge Domain in-Memory-ComputingYuchao Zhang, Zihao Xuan, Yi Kang. 1-4 [doi]
• An Energy-efficient Approximate DCT Design for Image Processing (Invited)Xu Wang, Ke Chen 0018, Chenghua Wang, Weiqiang Liu 0001. 1-4 [doi]
• Linearity Analysis for Charge Domain In-memory ComputingHeng Zhang, Yuan Du, Li Du. 1-4 [doi]
• Design of a Low Temperature Drift High Power Supply Rejection Bandgap Reference CircuitJunhui Ye, Dongyin Mao, Wentao Zheng. 1-4 [doi]
• 2 Channel Area Low-power CCO-based ADCWeixiong Qiu, Shihui Sun, Yufei Ai, Wengao Lu, Yacong Zhang, Zhongjian Chen. 1-4 [doi]
• High-Performance Genomic Analysis Heterogeneous System Using OpenCLJianing Gao, Lingyi Liu, Qin Wang, Naifeng Jing, Jianfei Jiang 0001. 1-4 [doi]
• Machine Learning-Assisted Single-Event Transient Model of 12nm FinFETs for Circuit-Level SimulationJianwen Lin, Linlin Cai, Yutao Chen, Haoyu Zhang, Wangyong Chen. 1-4 [doi]
• A 30GHz Bidirectional PA/LNA with Transformer-Based Switchable RC Matching NetworkHanqi Gao, Jing Jin 0005, Zhaolin Yang, Jianjun Zhou, Xiaoming Liu 0008. 1-4 [doi]
• Inversion-Mode InGaAs FinFETs for Logic and RF ApplicationsJing-Yuan Wu, Mu-Yu Chen, Edward. Yi Chang. 1-3 [doi]
• A Novel 1200-V Class SiC MOSFET With Schottky Barrier Diode for Improved third quadrant performanceMouFu Kong, Zhi Lin, Hongfei Deng, Bo Yi, Rui Jin, Hongqiang Yang. 1-4 [doi]
• An Accurate Area Model for FPGA Circuits at Advanced TechnologiesYanze Li, Zeyu Sun, Jianfan Zhang, Zhichao Wei, Jian Wang, Jinmei Lai. 1-4 [doi]
• An Analog Assisted Dual Loop Hybrid LDO Based on Adaptive ClockXichen Duan, Yuzi Wang, Peng Huang, Kai Sun, Liuyang Zhang, Jie Liang. 1-4 [doi]
• A Dynamic Codec with Adaptive Quantization for Convolution Neural NetworkYichen Ouyang, Xianglong Wang, Gang Shi, Lei Chen 0001, Fengwei An. 1-4 [doi]
• Multi-channel 600V-level Driver for Piezoelectric-Electrohydrodynamic Hybrid Inkjet PrinterJae-Hyoun Park. 1-4 [doi]
• Finding All Solutions of Multi-terminal Numberlink Problem Utilizing Top-down ZDD ConstructionXuanqi Li, Takashi Imagawa, Hiroyuki Ochi. 1-4 [doi]
• Comparisons of Photodiodes Based on Bulk-Silicon and Silicon-on-Insulator SubstratesSiyuan Li, Yong Xu, Jing Wan. 1-3 [doi]
• A Common Architecture for Digital Process of Ultrasonic Imaging System after AFEChongzheng Fang, Chenhui Zhou, Fan Ye. 1-4 [doi]
• 6 A/WXilin Lai, Lei Xu, Shuo Liu, Junling Liu, Ming He. 1-3 [doi]
• A Novel Programmable Risistance and Capacitance Network for High-Precision Analog DesignKejia Zhu. 1-4 [doi]
• MUG5: Modeling of Universal Chiplet Interconnect Express (UCIe) Standard Based on gem5Xiaoyan Li, Zizheng Dong, Shuaipeng Li, Sai Gao, Jianfei Jiang 0001, Guanghui He, Zhigang Mao. 1-4 [doi]
• A 23-nA Quiescent Current Output-Capacitorless LDO Regulator for IoT DevicesShengnan Zhou, Xiangyu Mao, Cheng Huang, Rui Paulo Martins, Yan Lu 0002. 1-4 [doi]
• A Compact 7-10 GHz GaN Low Noise Amplifier MMIC with Sub 0.3 dB Gain flatnessShuoxiong Yang, Qingyang Dong, Wei Huang, Xin Jiang, Yang Wang, Weijun Luo. 1-4 [doi]
• Scalable Compact Model for High-frequency GaN-HEMTsXing Zhou, Siau Ben Chiah. 1-4 [doi]
• A Digital Receive Beamforming IC for High-Frequency Ultrasound Imaging SystemDuo Sheng, Ying-Chi Chiu, Yun-Quan Li, You-Ning Lo, Chao-Kai Pai, Ten-Ling Wang. 1-4 [doi]
• Full-custom Design of Improved Carry Adder Circuit for CLBsMengfan Xu, Yuejun Zhang, Huihong Zhang, Liang Wen, Tengfei Yuan, Pengjun Wang, Zhiyi Li. 1-4 [doi]
• A 0.69% LED Current Error LED Driver with Hysteretic Current ControlZehua Chen, Ziyuan Chu, Taijia Zhang, Xinyi Li, Yuyin Sun, Yimeng Zhang, YuMing Zhang. 1-4 [doi]
• Design for EMI Immunity and ESD Protection for Wearable and Flexible ICs (Invited)Xunyu Li, Weiquan Hao, Zijin Pan, Runyu Miao, Albert Z. Wang. 1-2 [doi]
• Performance Error Evaluation of gem5 Simulator for ARM ServerYudi Qiu, Shiyan Yi, Ming-e Jing, Xiankui Xiong, Dong Xu 0015, Xuanpeng Zhu, Xiaoyang Zeng, Yibo Fan. 1-4 [doi]
• One-shot Read Processing to Enhance Cold Data Retention in Charge-trap TLC 3D NAND FlashShaoqi Yang, Xiaohuan Zhao, Kenie Xie, Xuepeng Zhan, Jixuan Wu, Jiezhi Chen. 1-4 [doi]
• A Region of Interest Technique for Event Driven Typed SPAD Readout CircuitMinwei Hu, Jin Wu, Chenggong Wan, Lixia Zheng. 1-4 [doi]
• Enhancing Temperature Immunity of Digital Circuit Against Aging : The Standard Cell Subset MethodMingyue Zheng, Wangyong Chen, Yaoyang Lyu, Haifeng Chen, Jiahui Chen, Linlin Cai. 1-4 [doi]
• Development of RFCMOS Technologies in the 1990s in ToshibaHiroshi Iwai. 1-18 [doi]
• Frontier Applications Research for Next-Generation Cardiovascular Health Monitoring Chip DesignHsientsai Wu. 1-4 [doi]
• Nonlinear modeling of MIMO antenna array power amplifiers based on time-delay neural networkYiwei Zhou, Weibo Li, Yongzhen Chen. 1-4 [doi]
• An NoC-based CNN Accelerator for Edge ComputingJianing Gao, Qiming Shao, Fangyu Deng, Qin Wang 0009, Naifeng Jing, Jianfei Jiang 0001. 1-4 [doi]
• A Compact 144% Fractional Bandwidth CMOS Power Amplifier With an Optimization of Synthesized High-Order Matching NetworkYunhao Li, Wei Li, Yun Wang, Wei Luo, Yue Lin, Hongtao Xu. 1-4 [doi]
• Design and Implementation of a Special Operator for Neural Networks Based on Noise Reduction and Super ResolutionHongli Tian, Xiaodi Xing, Jian Zhang, Shaodi Wang, Yuan Wang. 1-4 [doi]
• A Spike-Sorting-Assisted Compressed Sensing Processor for High-Density Neural InterfacesQingzhen Wang, Wenxian Gu, Hengchang Bi, Liangjian Lyu, Deli Qiao, Xing Wu 0005. 1-4 [doi]
• Design of Lightweight Strong Arbiter PUF Circuit Based on MOSFET Threshold LossXilong Shao, Xuejiao Ma, Gang Li. 1-4 [doi]
• Optimizing Supervised Learning of Deep Spiking Neural Network towards Memristor Crossbar ImplementationQi Chen, Dayou Zhang, Jiawei Fu, Yuhui He. 1-4 [doi]
• A Broadband Voltage Controlled Oscillator with Multi-Band OutputBoming Su, Sikai Chen, Peiyin Cai, Tao Peng, Xiang Shuxia, Yi Wu, Guochi Huang. 1-4 [doi]
• An Adaptive Current Source IGBT Gate Driver Based on Current and Voltage Slope Feedback to Reduce EMIChang Liu, Desheng Zhang, Shuohan Yang, Yinyu Wang, Qingyue Zhou, Shuo Zhang, Run Min, Qiaoling Tong. 1-4 [doi]
• Design of Multi-Mode Digital Signal Processing Circuit for Digital TransmittersChanggu Yan, Yun Yin, Hongtao Xu. 1-4 [doi]
• A Sinusoidal Fitting-based Digital Foreground Calibration Technique for Pipelined ADCBeicheng Xue, Zhifei Lu, Wei Zhang, He Tang, Xizhu Peng. 1-4 [doi]
• Memory-Efficient Compression Based on Least-Squares Fitting in Convolutional Neural Network AcceleratorsHang Xu, Chenjia Xie, Xin Lu, Li Du, Yuan Du. 1-4 [doi]
• A Fast-Transient Right-Half-Plane Zero-Free Hybrid Buck-Boost ConverterHao Chen, Shenhao Jiang, Shaowei Zhen, Yajuan He, Hailiang Xiong, Xin Chen, Hongyang Wu, Liang Huang, Yongsheng Du, Bo Zhang 0027. 1-3 [doi]
• A Modeling Study: Applying Carbon-Based Interconnects to BS-PDN ArchitectureBaohui Xu, Rongmei Chen, Jie Liang. 1-4 [doi]
• Fast locking Sampling PLL Using Phase Error EliminatorShengyuan Zhou, Ziyao Xia, Chao Yang, Xiaoming Liu 0008, Sheng Wang, Jing Jin 0005. 1-4 [doi]
• High-Speed, Low-Power, and Small-Area Optical Receiver in 65-nm CMOSAkira Tsuchiya, Toshiyuki Inoue, Keiji Kishine, Daisuke Ito, Yasuhiro Takahashi, Makoto Nakamura. 1-2 [doi]
• Effective Analytical Placement for Advanced Face-to-Face-Bonded Circuit DesignsYuan Wen, Zhijie Cai, Xingyu Tong, Min Wei, Jianli Chen. 1-4 [doi]
• Low-Complexity Belief-selective Message Passing (BsMP) Detector for SCMA SystemsZhuangzhuang You, Xu Pang, Wenyue Zhou, Chao Ji, Xiaohu You 0001, Chuan Zhang 0001. 1-4 [doi]
• A Low-Delay Self-Interference Cancellation Chip with Embeded Channel Sounding AbilityJiarui Chen, Menglei Zhu, Shunyang Chen, Jiahui Zhu, Xiaoguo Huang, Guangqi Zhen. 1-3 [doi]
• A 2D Clock Interconnect Electromigration-Thermal Coupling Simulation Method Based on COMSOLHongchao Zhang, Yunfan Zuo. 1-4 [doi]
• HierSyn: Fast Synthesis for Large Hierarchical DesignsYishan Zhang, Zhiyong Zhang, Chang Wu. 1-4 [doi]
• A Method of Mapping Convolutional Neural Networks on Resource-limited NoC PlatformJiantao Ye, Fen Ge, Fang Zhou 0001. 1-4 [doi]
• Signal Generation Technologies for Analog/Mixed-Signal IC TestingHaruo Kobayashi 0001. 1-4 [doi]
• High Frame Rate High Precision ROIC with Pixel-level CCO-Based ADC for Infrared FPAsHaolin Lu, Ye Zhou, Wengao Lu, Yacong Zhang, Zhongjian Chen. 1-4 [doi]
• A Fast-Lock DLL with Prediction-Based Fast-Track FDL Structure for DDR5 SDRAMsGaoyuan Pang, Brian Lee 0003, Jake Jung, Chris Eom. 1-4 [doi]
• A Three-stage Analog Low-Frequency Drift Calibration and DC Offset Correction Circuit for Ultrasonic AFESiqing Wu, Xinwei Yu, Xingtao Zhu, Fan Ye 0001, Junyan Ren. 1-4 [doi]
• An Integrated System of Blood Pressure and Electrocardiograph Recordings for Smart Home Healthcare NetworkFeng Zou, Hai Huang, Ye Yuan, Yuhua Cheng. 1-4 [doi]
• A Vernier Time-to-Digital Converter with 1.5ps Resolution for an All-Digital Phase Locked Loop in 28nm CMOSPeifang Wu, Yan Liu, Xi Feng, Hao Xu 0005, Na Yan. 1-4 [doi]
• A Bandgap Voltage Reference with Low Temperature Coefficient and High PSRR Designed for LDOYuzi Wang, Xichen Duan, Kai Sun, Peng Huang, Liuyang Zhang, Jie Liang. 1-4 [doi]
• Flash-based Computing-in-memory Architectures with High-accuracy and Robust Reliabilities for General-purpose ApplicationsYang Feng, Yueran Qi, Xuepeng Zhan, Jixuan Wu, Jiezhi Chen. 1-4 [doi]
• Pipelined-SAR ADC Calibration Technique Based on Gain-Bit WeightsHang Ling, Yifei Bai, Fengyi Mei, Huajun Yao, Yongzhen Chen, Jiangfeng Wu. 1-4 [doi]
• A 15GHz Class-C VCO with Two-stage Buffer in 0.15-μm GaAsLei Wu, Junyan Ren, Tianxiang Wu, Shunli Ma. 1-4 [doi]
• A 23.5 μA Ultra-Low Standby Power Microphone ASIC with the Voice Activity Detection Based on A Level-Crossing ADCWei Liu, Xuecong Lu, Yuxi Mao, Bing Li. 1-4 [doi]
• th-order Gain-Error-ShapingGuolong Fu, Shubin Liu, Li Tian, Zhangming Zhu, Yanbo Zhang. 1-4 [doi]
• Photoelectron In-situ Sensing Device with embedded photodiode and interface passivationYaoru Qu, Jian Liu, Yong Xu, Yulong Jiang, Jing Wan. 1-3 [doi]
• Tradeoff Between the Breakdown Voltage and Specific On-Resistance of SOI RESURF LDMOSYufeng Guo, Kemeng Yang, Jing Chen, Man Li, Zhengfei Jiang, Jiafei Yao, Jun Zhang, Maolin Zhang. 1-4 [doi]
• Controllable Growth of P3HT Single-Crystal Films for Organic Field-Effect TransistorsChunyan Zhao, Xilin Lai, Ming He. 1-3 [doi]
• A 10Gbps High-Speed Low-Noise Optical Receiver Based on CMOS 45nm TechnologyWenli Liao, Chengying Chen, Daifa Gao, Yufei Huang. 1-4 [doi]
• Sub-50mV Bootstrap Clock Booster and Integrated Cold Start for Thermoelectric Energy HarvestingHaizhun Wang, Xiudeng Wang, Yinshui Xia. 1-4 [doi]
• A Performance-driven Neural Network Compiler for Multi-core Computing-In-Memory AcceleratorBokai Zeng, Chen Yang, Hui Zhao, Xiang Qiu. 1-4 [doi]
• An 842 nW Wearable Inter-Patient Cardiac Arrhythmia Monitoring Processor with a Feature Engine-Based Artificial Neural NetworkZihao Ye, Xuecong Lu, Shuai Wang, Bing Li. 1-4 [doi]
• Hardware Acceleration Linear Matrix Solvor Based on FPGARui Shi, Yunfan Zuo, Kelong Zhang, Hao Yan 0002. 1-4 [doi]
• A Speed Up Method towards DDR Subsystem Functional Verification in SoCYande Jiang, Na Chen, Huiquan Wang, Guangda Zhang, Jun Xia, Xiaobo Yan. 1-4 [doi]
• A Driver Amplifier with Configurable Transformer-Based Matching Networks in 65-nm CMOSHangbiao Li, Ran Zhang, Kai Zhang, Xiaodong Zhao, Zhiqing Liu, Shuai Liu. 1-4 [doi]
• Exploring Machine Learning Adoption in Customisable Processor DesignJosé Gabriel F. Coutinho, Ce Guo, Tim Todman, Wayne Luk. 1-4 [doi]
• Peripheral Hardware System Design for a Neuromorphic ChipWang Shi, Jian Cao 0002, Guang Chen, Xuan Wang, Shengrong Liu, Yawei Ding. 1-4 [doi]
• Selective Atomic Layer Deposition to Extend Moore's Law and Beyond: Surface Kinetic Tuning for Self-Aligned GrowthJin Yan, Eryan Gu, Kun Cao 0003, Huilong Zhou, Rong Chen. 1-4 [doi]
• A Programmable High-Voltage Pulse Transmitter Circuit for 3-D Miniature Ultrasound ProbesJing Li 0022, Penghao Jiang, Tianci Zhang, Yingchen Liu, Zhong Zhang 0002, Qihui Zhang, Ning Ning 0002, Qi Yu 0002. 1-4 [doi]
• An Efficient Hash Computing Unit for Kyber AlgorithmHongshuai Wei, Yuejun Zhang, Huihong Zhang, Yang Wang, Tengfei Yuan, Chengjie Wang, Pengjun Wang. 1-4 [doi]
• A Unifying Tensor View for Lightweight CNNsJason Chun Lok Li, Rui Lin, Jiajun Zhou, Edmund Yin Mun Lam, Ngai Wong. 1-4 [doi]
• A Simple New Line-Tunneling iTFET with Overlapping Between Gate and Source ContactJyi-Tsong Lin, Kuan-Pin Lin. 1-4 [doi]
• A 24/48 Gb/s NRZ/PAM-4 Dual-Mode Transmitter with 3-tap FFE in 28 nm CMOSJiaxu Zhou, Jing Jin 0005, Yichao Lin, Shan Wang, Bo Wang, Tingting Mo. 1-4 [doi]
• A Low-power Digital Automatic Gain Control Design in Wireless Communication ReceiversJiangshan Zhao, Jiankun Huang, Yongzhen Chen, Jiangfeng Wu. 1-4 [doi]
• Recess-Patterned Ohmic Contact Technology for AlGaN/GaN HeterostructuresXinyi Tang, Nick Tao, Yang Jiang, Qing Wang, Fangzhou Du, Hongyu Yu. 1-4 [doi]
• A High-Throughput Luma Mapping with Chroma Scaling Decoder for Versatile Video CodingZekai He, Wei Li, Leilei Huang, Yibo Fan. 1-4 [doi]
• Suppression of Reflections and Elimination of Transmission Disparities in Differential Crossover Line JunctionsZhen Yan, Minoru Fujishima, Satoshi Tanaka, Takeshi Yoshida. 1-4 [doi]
• A High-precision Current Detection Circuit for Battery Management SystemPuSen Wu, Liji Wu, Hao Xue, Zhenhui Zhang, Byambajav Ragchaa, Xiangmin Zhang. 1-4 [doi]
• Study on the Performance of Flexible Curved Inverted-F Antenna under Compound Deformation ConditionXiangyu Dai, Jinghui Li, Zhengfang Qian. 1-4 [doi]
• Processes of p-GaN Gate HEMTs for High-efficiency and High-reliability ApplicationsJunting Chen, Chengcai Wang, Zuoheng Jiang, Mengyuan Hua. 1-4 [doi]
• A 7W, 2.5-5GHz Wideband GaN PA with Transformer-Based Matching NetworkXiaohan Zhang, Tao Wang, Lingyun Shi, Di Hua, Zhiliang Hong. 1-4 [doi]
• A low ripple Frequency-Feedback PFM-PWM Buck converter with seamless mode transitionZhong Zhao, Ping Luo, Zhiyuan Zhang, Jiahang Fan, Hao Chen, Bo Zhang. 1-4 [doi]
• Ring Oscillators with identical Circuit Structure to Measure Bias Temperature InstabilityDaisuke Kikuta, Ryo Kishida, Kazutoshi Kobayashi. 1-4 [doi]
• Design of a Data Transmission Control Unit in a Multi-core DSP SystemHu Ge, Qiao Yuan, Yuhao Zhang, Yukun Song, Zhenmin Li. 1-4 [doi]
• Investigation of electrical characteristics of a novel FeFET-based relaxation oscillatorChenyang Li, Chunsheng Jiang, Hongying Chen. 1-3 [doi]
• A Model-Guided Underwater Image Enhancement NetworkLeiou Wang, Donghui Wang. 1-4 [doi]
• A 300MS/s 57.6dB SNDR Single-Channel SAR ADC with Accelerated SAR LogicMuxi Zou, Shunli Ma, Xiaodi Feng, Junyan Ren, Tianxiang Wu. 1-4 [doi]
• An Ultra-Low Specific On-Resistance LDMOS With Segmented LOCOS In 0.18 μm BCD Process PlatformJun Huang, Ning Ning 0002, Renxiong Li, Qi Ding, Yutuo Guo, Yu Wang, Kunqin He, Yaxin Liu, Lulu Peng. 1-3 [doi]
• An Architecture of a Single-Event Tolerant D Flip-flop Using Full-Custom Design in 28nm ProcessYuanxin Tian, Yuejun Zhang, Huihong Zhang, Liang Wen, Pengjun Wang, Zhiyi Li. 1-4 [doi]
• An Improved Frequency Compensation Scheme for a Low Quiescent Current Low Dropout Voltage Regulator with Wide Input Voltage and Load Current RangeWenjun Li, Bingjie Chen, Jianhua Feng. 1-4 [doi]
• FPGA Implementation of High Critical Sparsity Orthogonal Matching Pursuit Algorithm for Compressed Sensing ReconstructionSujuan Liu, JiaJun Ma, Yichen Liang. 1-4 [doi]
• A 115-325MHz Wideband Analog Baseband with 0.5dB-Step Variable Gain Amplifier and Six-order Reconfigurable Gm-C Lowpass FilterWen Zuo, Wei Li, Yun Wang, Yue Lin, Hongtao Xu. 1-4 [doi]
• Current Balancing Strategy based on Threshold Midpoint Adjustment for Interleaved Constant Frequency Hysteresis Control Buck ConverterYinyu Wang, Shuo Zhang, Chang Liu, Wenjun Tang, Wenxuan Tan, Qiaoling Tong, Desheng Zhang, Wanyang Wang, Run Min, Liying Zhu. 1-4 [doi]
• TCAD Study on Strain Engineering in Vertical Channel Gate-all-around TransistorRan Bi, Baotong Zhang, Jianhuan Wang, Jianjun Zhang, Haixia Li, Ming Li. 1-4 [doi]
• Efficient Layout Pattern Matching Based on Local InformationWuxin Ge, Chao Wang. 1-4 [doi]
• OpenILT: An Open Source Inverse Lithography Technique Framework (Invited Paper)Su Zheng, Bei Yu 0001, Martin D. F. Wong. 1-4 [doi]
• A 7nm-Based Decodable Self-Resetting Regfile CircuitWanlong Zhao, Yuejun Zhang, Mingze Ren, Liang Wen, Pengjun Wang. 1-4 [doi]
• A Novel 16-bit ADC Based on Third-order Σ-∆ Modulator with Zero OptimizationYanming Li, Mengyao Liu, Lufang Zhang. 1-4 [doi]
• A Dynamic-Texture-Guided Fast Algorithm for Geometric Partitioning Mode of VVCXuehang Yang, Wei Li, ShuShi Chen, Leilei Huang, Yibo Fan. 1-4 [doi]
• A Transient-Enhanced Digital-LDO With Adaptive Clock-Edge ControlGuoqiang Song, Wenxin Yan, Junhui Zhang, Lin He. 1-4 [doi]
• A Bang-Bang Phase Detector for PAM-N SignalingJohar Abdekhoda, Li Wang, Reza Sarvari, Chik Patrick Yue. 1-4 [doi]
• Mitigating Non-ideality Issues of Analog Computing-In-Memory in DNN-based designsChi-Tse Huang, An-Yeu Andy Wu. 1-4 [doi]
• Design and Implementation of High-speed Reconfigurable Multi-core Network Security Protocol Analyse ProcessorGuang Chen, Binglong Li. 1-4 [doi]
• Comprehensive Comparison of Temperature Performances for SiC Trench MOSFET with Integrated Side-wall Schottky Diode and HeterojunctionBo Yi, Haimeng Huang, Haoran Hu, MouFu Kong, Yilin Guo, Wenkun Shi, Junji Cheng, Hongqiang Yang. 1-4 [doi]
• A Further Analysis of the Forbidden Pitch in Photolithography in Advanced Technology NodesYanli Li, Xianhe Liu, Qi Wang, Qiang Wu. 1-4 [doi]
• An iTFET with Control Gate for Low Power Applications in RF and Digital CircuitsHo-Hin Tse, Zheng-Hong Zhong, Jyi-Tsong Lin. 1-4 [doi]
• A 293-to-303 GHz Fundamental VCO with -4dBm Peak Output Power in 40nm CMOSSonglei Meng, Ziyang Deng, Yun Wang, Hongtao Xu. 1-4 [doi]
• High-Performance BLS12-381 Pairing Engine on FPGAAnawin Opasatian, Makoto Ikeda. 1-4 [doi]
• Glass Wet Deep Etching for Fabricating Biomimetic Devices in BiosensingYuxin Li, Zhenxia Duan, Jie Wang, Zijian Zhou, Ming Yang, Enqi Wu, Lin Du. 1-4 [doi]
• Optimizing Wirelength And Delay of FPGA Tile through Floorplanning Based on Simulated Annealing AlgorithmHonghong Long, Yu Bai, Yanze Li, Jian Wang, Jinmei Lai. 1-4 [doi]
• Noncontact Remote Doping for High-performance Two-dimensional ElectronicsPo-Heng Pao, Ren-Hao Cheng, Yi-Hsiu Huang, Yu-Ying Yang, Tzu-Hsien Sang, Chia-Ming Tsai, Chao-Hsin Chien. 1-4 [doi]
• Highly Reliable Physical Unclonable Function Based on ZnO-SnO2 Gas SensorHaonan He, Pengjun Wang, Xiangyu Li, Li Ni, Yuejun Zhang. 1-4 [doi]
• A High-Performance YOLOV5 Accelerator for Object Detection with Near Sensor IntelligenceJiacheng Cao, Ziyi Yang, Jie Lu, Jinmei Lai. 1-4 [doi]
• A Dual-Mode Broadband Image Sensor Based on Graphene-CMOS IntegrationYe-Lin, Yang Xiao, Jingjing Lv, Li Du, Yuan Du. 1-4 [doi]
• A Pseudo Short-circuit Adaptive Zero Current Detection Method for SIBTO in AMOLED DriverZiyuan Chu, Zehua Chen, Taijia Zhang, Xinyi Li, Yuyin Sun, Yimeng Zhang, YuMing Zhang. 1-4 [doi]
• m) Polynomial Operation in Post-quantum CryptographyHonglin Kuang, Yifan Zhao, Yi Sun, Jun Han 0003. 1-4 [doi]
• Design and Optimization of Ternary Inverter using Face Tunnel Field-Effect TransistorAoxuan Wang, Jiale Sun, Hongliang Lu, Yi Zhu, YuMing Zhang. 1-4 [doi]
• A Multi-mode Convolution Coprocessor Based on RISC-V Instruction Set ArchitectureWenqiang Gong, Fang Zhou 0001, Fen Ge. 1-5 [doi]
• Cost-Efficient Soft Error Detection and Correction Flip-Flop Design for Nanoscale TechnologyHong-Chen Li, He Liu, Jie Li. 1-4 [doi]
• Ultra-flexible organic photovoltaics for powering wearable electronicsSixing Xiong, Kenjiro Fukuda, Takao Someya. 1-4 [doi]
• A High Precision Current Sampling Circuit with Rail-to-Rail Common-Mode Input RangeZekun Zhou, Yun Dai, Jianli Lou, Yue Shi 0001, Bo Zhang 0027. 1-5 [doi]
• A High Speed, Low Power and Low Phase Noise Divider for Wideband ApplicationXinyi Lin, Hao Xu 0005, Dejian Li, Na Yan. 1-4 [doi]
• A Deep Q Network Hardware Accelerator Based on Heterogeneous ComputingGuohui Zhang, Fen Ge, Fang Zhou 0001. 1-4 [doi]
• Lithographic Hotspot Detection Using Adaptive Squish Pattern Sampling Combined with Faster R-CNNJian Cui, Jian Zhang, Xuexiang Wang. 1-4 [doi]
• An Ultra-Low-Power Temperature Sensor with an Accuracy of +0.6/-1 °C from-30 °C to 90 °CHanyang Wang, Zhonghan Shen, Hao Min. 1-4 [doi]
• A DC Offset Cancellation Circuit Using Digital Assistance Technique and Self-Calibrating Comparator for RF TransceiverZhiyuan Cao, Chengcheng Zhang, Zirui Jin, Dongsheng Liu. 1-4 [doi]
• A Fully-integrated Analog Front-end for Carbon-based Short-wave Infrared Image SensorWeirong Xi, Jianhua Jiang, Chengying Chen. 1-4 [doi]
• Transmitter IC Enabling Magnetic Field Shaping for High-Efficiency Wireless Charging of Multiple ReceiversHao Qiu, Xusheng Zhang, Junji Chen, Yi Shi, Makoto Takamiya. 1-4 [doi]
• A CT DSM with DAC Scaling Technique for Direct Neural Recording Front-EndYuekai Liu, Jinlei Pan, Liang Qi. 1-4 [doi]
• Rabbit: An Efficient Verification Platform Base on Virtual PeripheralsZhengyi Zhang, Yuanda Yang, Lingli Wang. 1-4 [doi]
• A High Precision Capacitive Isolation Amplifier for Current Sensing ApplicationsYonghui Wu, Yiwei Liu, Shaowei Zhen, Yanliang Li, Yikang Li, Jia-Ning Zhang, Yi Ou, Bo Zhang. 1-3 [doi]
• High Performance Bootstrap Switch for 14 bit SAR ADC with Redundancy in SMIC 180nmJing Yuan, Wenzhong Bao, Tianxiang Wu, Shunli Ma. 1-4 [doi]
• st TAP DFEElaine Tang, Brian Lee 0003, Chris Eom, Jake Jung. 1-3 [doi]
• Automatic Timing-Driven Top-Level Hardware Design for Digital Signal ProcessingWuqiong Zhao, Changhan Li, Zhenhao Ji, You You, Xiaohu You 0001, Chuan Zhang 0001. 1-4 [doi]
• Efficient Search Path Reduction for NB-LDPC Codes with T-EMS AlgorithmXuewei Quan, Houren Ji, Xiaohu You 0001, Chuan Zhang 0001. 1-4 [doi]
• Loop-Tiling Based Compiling Optimization for CNN AcceleratorsMeiling Yang, Shan Cao, Wei Zhang, Yu Li, Zhiyuan Jiang. 1-4 [doi]
• High-Performance Rejection Sampling Hardware Circuit Design for KyberYang Wang, Huihong Zhang, Yuejun Zhang, Hongshuai Wei, Pengjun Wang, Tengfei Yuan, Chengjie Wang. 1-4 [doi]
• Stochastic Computing Based on Volatile Ovonic Threshold Switching DevicesZ. Chai, W. Zhang, J. F. Zhang. 1-4 [doi]
• A Domain-Specific DMA Structure for Per-channel Processing-based CNN AcceleratorYi Chen, Tao Chen 0047, Mengni Bie, Longmei Nan, Wei Li, Yiran Du. 1-4 [doi]
• Scalable Highly Integrated Quantum Bit Error Correction System by Classical ElectronicsKazutoshi Kobayashi. 1 [doi]
• ReMap: Reorder Mapping for Multi-level Uneven Distribution on Sparse ReRAM AcceleratorZhuo Chen, Zihan Zhang, Jianfei Jiang 0001, Weiguang Sheng, Qin Wang 0009, Naifeng Jing. 1-4 [doi]
• An Efficient Scheduling Algorithm for Stream ComputingKexin Wang, Jundong Xie, Yiwei Wang, Chang Wu. 1-4 [doi]
• The Impact of Strain and Layout Dependent Effects on High Frequency Performance and Low Frequency Noise in Nanoscale DevicesJyh-Chyurn Guo, Chih-Shiang Chang. 1-4 [doi]
• A 32GS/s 7bit TI-SAR ADC in 28nm for 32Gb/s ADC-Based SerDes ReceiverJun Chen, Fengyi Mei, Mingzhe Liu, Yongzhen Chen, Jiangfeng Wu. 1-4 [doi]
• Complexity-Reduced Joint Calibration for Nonlinearity and I/Q Imbalance in Direct-Conversion TransmittersWeibo Li, Minghao Jiang, Yongzhen Chen, Jiangfeng Wu. 1-4 [doi]
• Passiveless Digitally Controlled Oscillator With Embedded PVT Detector Using 40-nm CMOSRalph Gerard B. Sangalang, You-Wei Shen, Shiva Reddy, Lean Karlo S. Tolentino, Chua-Chin Wang. 1-5 [doi]
• A Decision-Based CORDIC Hardware for Arc Tangent CalculationHaoyu Wu, Liyu Lin, Haodong Sun, Xiaoyang Zeng, Yun Chen. 1-4 [doi]
• A Cost-efficient Hybrid Gate Driver For SiC MOSFETs and IGBTsYue Shi 0001, Jinyang He, Zhijian Zhang, Zekun Zhou, Bo Zhang 0027. 1-4 [doi]
• Concurrent Multiband CMOS Low Noise Amplifier Design for Internet of Things ApplicationsPeerapat Phetpadriew, Bharatha Kumar Thangarasu, Nagarajan Mahalingam, Zhenghao Lu, Cher Ming Tan, Kiat Seng Yeo. 1-4 [doi]
• Benchmarking Heterogeneous Integration with 2.5D/3D Interconnect ModelingZhenyu Wang, Jingbo Sun, A. Alper Goksoy, Sumit K. Mandal, Jae-sun Seo, Chaitali Chakrabarti, Ümit Y. Ogras, Vidya A. Chhabria, Yu Cao 0001. 1-4 [doi]
• FlsGraph: A Parallel Architecture for Large-scale Graph ProcessingHaohan Zhang, Song Cheng, Yi Kang. 1-4 [doi]
• Intelligent Multimodal Sensors Based on Novel Electronic-Ionic Bi2O2Se SemiconductorsXinrui Guo, Lei Xu, Qifeng Cai, Shuo Liu, Junling Liu, Ming He. 1-3 [doi]
• An ADPLL Design Model Based on LoRa IoT ApplicationYiyun Mao, Haoyuan Gao, Dejian Li, Hao Xu 0005, Na Yan. 1-4 [doi]
• A 400M-510MHz On-Chip Transformer-Based RF Power Amplifier with 22.5dBm Output Power and 48% PAEChaoyang Zheng, Zhipeng Chen, Jianhua Lu, Yan Ma, Yumei Huang, Zhiliang Hong. 1-4 [doi]
• rd-Order-Band-Pass Input Matching in 40-nm CMOSSicheng Han, Xueyin Wu, Wei Li, Yun Wang, Yue Lin, Hongtao Xu. 1-4 [doi]
• A Novel SiC Superjunction Trench MOSFET with Integrated Heterojunction Diode for Improved PerformanceMouFu Kong, Ke Huang, Ronghe Yan, Bo Yi, Bingke Zhang, Hongqiang Yang. 1-4 [doi]
• A High Gain and Wide Bandwidth Dual-Power CMOS Op-amp for High-Speed ADCs ApplicationXiaodi Feng, Shunli Ma, Muxi Zou, Tianxiang Wu. 1-4 [doi]
• An Ultra-low Specific On-resistance SiC LDMOS Using Double RESURF and Field Plate TechniquesMouFu Kong, Zeyu Cheng, Ning Yu, Rui Jin, Jiaxin Guo, Hongqiang Yang. 1-4 [doi]
• Charge and Spin Transport in Semiconductor DevicesViktor Sverdlov, Siegfried Selberherr. 1-4 [doi]
• A Pattern Cancel DAC system design methodology for FMCW radarYue Lin 0009, Hongtao Xu. 1-3 [doi]
• An Area-Power-Efficient Multiplier-less Processing Element Design for CNN AcceleratorsJiaxiang Li, Masao Yanagisawa, Youhua Shi. 1-4 [doi]
• Improved GAI-BP Detection for MIMO Systems Based on Message Post-ProcessingRuiyang Ji, Wenyue Zhou, Xiaosi Tan, Xiaohu You 0001, Chuan Zhang 0001. 1-4 [doi]
• Overcoming the challenges of ReRAM towards mass production from the perspectives of process, design and applicationYefan Liu, Yunfeng Wu, Liang Chen, Polaron Cao, Yuliang Zhou, Vincent Zhang. 1-4 [doi]
• A 64×64 active and passive imaging readout circuit based on HgCdTe-LMAPDRixian Tang, Lixia Zheng, Ruiming Zhong, Jin Wu. 1-4 [doi]
• An Optimized Dataflow Based Accelerator for Sparse Convolutional Neural NetworksXuran Ding, Guowang Su, Jun Zhang. 1-4 [doi]
• An Active Pixel Sensor Array based on Compact Photoelectron In-situ Sensing Device (PISD)Jiuhe Wang, Jian Liu, Yong Xu, Yulong Jiang, Jing Wan. 1-3 [doi]
• A low-power daisy-chain controller implemention in BMS based on power mode switchingXinhao Xu, Yongzhen Chen, Jiangfeng Wu. 1-4 [doi]
• Periodic Analysis of Adaptive LMS Filter in TIADCJiankun Li, Zepeng Lin, Fan Ye. 1-4 [doi]
• An Automatic Optimization Method of Combinational Logic Loops in CGRAMingyang Chen, Yunhui Qiu, Kaixiang Zhu, Lingli Wang. 1-4 [doi]
• Temperature Dependent Optimization for Specific On-Resistance for 900 V Superjunction MOSFETs: Numerical Calculation and ComparisonZonghao Zhang, Xi Wang, Keqiang Ma, Siliang Wang, Chenxing Wang, Haoyang Zhou, Haimeng Huang, Junji Cheng, Bo Yi, Hongqiang Yang. 1-4 [doi]
• Ultra-low-power and High-accuracy CMOS Temperature SensorJing Li 0022, Luhan Yang, Dongjian Chen, Zhong Zhang 0002, Qihui Zhang, Ning Ning 0002, Qi Yu 0002. 1-4 [doi]
• Hardware-Specific Optimization for Mapping of Convolutional Neural Networks to Memristor CrossbarsSeokjin Oh, Rina Yoon, Seungmyeong Cho, Kyeong-Sik Min. 1 [doi]
• Ternary Multiply-Accumulate Circuit Based on Domino StructureHanyu Shi, Yuejun Zhang, Huihong Zhang, Qikang Li, Pengjun Wang. 1-4 [doi]
• Loop Oscillation Analysis of MEMS Resonant Pressure Sensor Readout CircuitTao Lu, Huan-Ming Wu, Tao Yin, Li-yuan Liu, Wei Wang. 1-4 [doi]
• Design of Chip-to-PCB Matching Network for Millimeter-Wave On-Chip Transmitter and On-PCB AntennaZilu Liu, Li Wang, Hamed Fallah, C. Patrick Yue. 1-4 [doi]
• A Dual-Core Quad_Mode VCO with Reconfigurable Magnetic Coupling Mode and Negative-Resistive Mode SwitchXiangJian Kong, Ding Qiu, MingChao Jian, ChunBing Guo, Kai Xu. 1-4 [doi]
• Efficient FPGA Routing Architecture Exploration Based on Two-Stage MUXesJide Zhang, Kaixiang Zhu, Kaichuang Shi, Lingli Wang, Hao Zhou. 1-4 [doi]
• Back to the Analog Neural Network and Linear Circuit TheoryHaruo Kobayashi 0001, Manato Hirai, Kakeru Otomo, Shogo Katayama, Xueyan Bai, Masashi Chiba, Zifei Xu, Dan Yao, Lengkhang Nengvang, Minh Tri Tran 0001, Kanji Yoshihiro, Anna Kuwana, Takato Ooide, Hiroshi Tanimoto, Yuji Gendai, Jianglin Wei. 1-4 [doi]
• Coupled Data Prefetch and Cache Partitioning Scheme for CPU-Accelerator SystemZengshi Wang, Chao Fu, Jun Han 0003. 1-4 [doi]
• A Digital Clock and Data Recovery Architecture with Precise Voting for Multi-Gigabit/s LinksKaifan Jiang, Jun Yu. 1-4 [doi]
• Improved BEOL Design Rules With 45-Degree Local InterconnectionXianhe Liu, Qiang Wu, Yanli Li, Qi Wang. 1-4 [doi]
• A Continuous and Closed-Form Trans-Capacitance Model for Double-Gate Junctionless TransistorsXingchen Xin, Chunsheng Jiang, Hongying Chen. 1-3 [doi]
• Full-Chip Voltage Prediction via Graph Attention Based Neural NetworksYuan Li, Pingqiang Zhou. 1-4 [doi]
• An Enhanced Packing Algorithm for FPGA Architectures without Local CrossbarYuanqi Wang, Kaichuang Shi, Lingli Wang. 1-4 [doi]
• A Reusable AI acceleration Architecture based on Matrix Multiplication for Convolutional Neural Network with Digital Signal ProcessingTasksBisheng Chen, Xiayu Li, Jicheng Lu, Jun Yu. 1-4 [doi]
• A 6-Gb/s Wireline Transmitter Design with 3-Tap FFE in 28nm CMOS TechnologyBingrong Lyu, Fan Ye 0001, Junyan Ren. 1-4 [doi]
• Device-Architecture Co-optimization for RRAM-based In-memory ComputingYiMao Cai, Yi Gao, Zongwei Wang, Lin Bao, Ling Liang, Qilin Zheng, Cuimei Wang, Ru Huang. 1-4 [doi]
• Pseudo differential DQS receiver for eliminating channel Hi-z noiseXueyan Zhang, Brian Lee 0003, Chris Eom, Gaoyuan Pang, Jake Jung. 1-3 [doi]