Efficient FPGA Routing Architecture Exploration Based on Two-Stage MUXes

Jide Zhang, Kaixiang Zhu, Kaichuang Shi, Lingli Wang, Hao Zhou. Efficient FPGA Routing Architecture Exploration Based on Two-Stage MUXes. In 15th IEEE International Conference on ASIC, ASICON 2023, Nanjing, China, October 24-27, 2023. pages 1-4, IEEE, 2023. [doi]

Abstract

Abstract is missing.