Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits

Katharina Weinberger, Slava Bulach, Robert Bosch. Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits. In Design, Automation and Test in Europe, DATE 2008, Munich, Germany, March 10-14, 2008. pages 937-938, 2008. [doi]

Abstract

Abstract is missing.