Reversible Logic Synthesis with Output Permutation - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Robert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler. Reversible Logic Synthesis with Output Permutation. In VLSI Design 2009: Improving Productivity through Higher Abstraction, The 22nd International Conference on VLSI Design, New Delhi, India, 5-9 January 2009. pages 189-194, IEEE, 2009. [doi]

This author has not been identified. Look up 'Robert Wille' in GoogleThis author has not been identified. Look up 'Daniel Große' in GoogleThis author has not been identified. Look up 'Gerhard W. Dueck' in GoogleThis author has not been identified. Look up 'Rolf Drechsler' in Google

runs on WebDSL