Structural analysis and generation of synthetic digital circuits with memory

Steven J. E. Wilton, Jonathan Rose, Zvonko G. Vranesic. Structural analysis and generation of synthetic digital circuits with memory. IEEE Trans. VLSI Syst., 9(1):223-226, 2001. [doi]

Authors

Steven J. E. Wilton

This author has not been identified. Look up 'Steven J. E. Wilton' in Google

Jonathan Rose

This author has not been identified. Look up 'Jonathan Rose' in Google

Zvonko G. Vranesic

This author has not been identified. Look up 'Zvonko G. Vranesic' in Google