Steven J. E. Wilton, Jonathan Rose, Zvonko G. Vranesic. Structural analysis and generation of synthetic digital circuits with memory. IEEE Trans. VLSI Syst., 9(1):223-226, 2001. [doi]
No references recorded for this publication.
No citations of this publication recorded.