The memory/logic interface in FPGAs with large embedded memory arrays

Steven J. E. Wilton, Jonathan Rose, Zvonko G. Vranesic. The memory/logic interface in FPGAs with large embedded memory arrays. IEEE Trans. VLSI Syst., 7(1):80-91, 1999. [doi]

Authors

Steven J. E. Wilton

This author has not been identified. Look up 'Steven J. E. Wilton' in Google

Jonathan Rose

This author has not been identified. Look up 'Jonathan Rose' in Google

Zvonko G. Vranesic

This author has not been identified. Look up 'Zvonko G. Vranesic' in Google