An efficient test-data compaction for low power VLSI testing

Po-Han Wu, Tsung-Tang Chen, Wei-Lin Li, Jiann-Chyi Rau. An efficient test-data compaction for low power VLSI testing. In 2008 IEEE International Conference on Electro/Information Technology, EIT 2008, held at Iowa State University, Ames, Iowa, USA, May 18-20, 2008. pages 237-241, IEEE, 2008. [doi]

Authors

Po-Han Wu

This author has not been identified. Look up 'Po-Han Wu' in Google

Tsung-Tang Chen

This author has not been identified. Look up 'Tsung-Tang Chen' in Google

Wei-Lin Li

This author has not been identified. Look up 'Wei-Lin Li' in Google

Jiann-Chyi Rau

This author has not been identified. Look up 'Jiann-Chyi Rau' in Google