FPGA Accelerated Parallel Sparse Matrix Factorization for Circuit Simulations

Wei Wu, Yi Shan, Xiaoming Chen, Yu Wang, Huazhong Yang. FPGA Accelerated Parallel Sparse Matrix Factorization for Circuit Simulations. In Andreas Koch, Ram Krishnamurthy, John McAllister, Roger Woods, Tarek A. El-Ghazawi, editors, Reconfigurable Computing: Architectures, Tools and Applications - 7th International Symposium, ARC 2011, Belfast, UK, March 23-25, 2011. Proceedings. Volume 6578 of Lecture Notes in Computer Science, pages 302-315, Springer, 2011. [doi]

Authors

Wei Wu

This author has not been identified. Look up 'Wei Wu' in Google

Yi Shan

This author has not been identified. Look up 'Yi Shan' in Google

Xiaoming Chen

This author has not been identified. Look up 'Xiaoming Chen' in Google

Yu Wang

This author has not been identified. It may be one of the following persons: Look up 'Yu Wang' in Google

Huazhong Yang

This author has not been identified. Look up 'Huazhong Yang' in Google