A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS

Wen-Lan Wu, Yan Zhu, Li Ding, Chi-Hang Chan, U. Fat Chio, Sai-Weng Sin, Seng-Pan U., Rui Paulo Martins. A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS. In 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, May 19-23, 2013. pages 2239-2242, IEEE, 2013. [doi]

Authors

Wen-Lan Wu

This author has not been identified. Look up 'Wen-Lan Wu' in Google

Yan Zhu

This author has not been identified. Look up 'Yan Zhu' in Google

Li Ding

This author has not been identified. Look up 'Li Ding' in Google

Chi-Hang Chan

This author has not been identified. Look up 'Chi-Hang Chan' in Google

U. Fat Chio

This author has not been identified. Look up 'U. Fat Chio' in Google

Sai-Weng Sin

This author has not been identified. Look up 'Sai-Weng Sin' in Google

Seng-Pan U.

This author has not been identified. Look up 'Seng-Pan U.' in Google

Rui Paulo Martins

This author has not been identified. Look up 'Rui Paulo Martins' in Google