Useful-Skew Clock Routing with Gate Sizing for Low Power Design

Joe G. Xi, Wayne Wei-Ming Dai. Useful-Skew Clock Routing with Gate Sizing for Low Power Design. VLSI Signal Processing, 16(2-3):163-179, 1997. [doi]

Abstract

Abstract is missing.