LSM: Novel Low-Complexity Unified Systolic Multiplier over Binary Extension Field - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Jiafeng Xie, Chiou-Yng Lee. LSM: Novel Low-Complexity Unified Systolic Multiplier over Binary Extension Field. In Houman Homayoun, Baris Taskin, Tinoosh Mohsenin, Weisheng Zhao, editors, Proceedings of the 2019 on Great Lakes Symposium on VLSI, GLSVLSI 2019, Tysons Corner, VA, USA, May 9-11, 2019. pages 343-346, ACM, 2019. [doi]

The following publications are possibly variants of this publication:

Low-Latency Digit-Serial and Digit-Parallel Systolic Multipliers for Large Binary Extension FieldsJeng-Shyang Pan, Chiou-Yng Lee, Pramod Kumar Meher. tcas, 60-I(12):3195-3204, 2013. [doi]

Low-Complexity Digit-Serial and Scalable SPB/GPB Multipliers Over Large Binary Extension Fields Using (b, 2)-Way Karatsuba DecompositionChiou-Yng Lee, Chun-Sheng Yang, Bimal Kumar Meher, Pramod Kumar Meher, Jeng-Shyang Pan. tcas, 61-I(11):3115-3124, 2014. [doi]

Subquadratic space complexity digit-serial multiplier over binary extension fields using Toom-Cook algorithmChiou-Yng Lee, Pramod Kumar Meher, Wen-Yo Lee. isicir 2014: 176-179 [doi]

Low-complexity bit-parallel systolic multipliers over GF(2:::m:::)Chiou-Yng Lee. integration, 41(1):106-112, 2008. [doi]

Low-Complexity Bit-Parallel Systolic Multipliers over GF(2m)Chiou-Yng Lee, Chin-Chin Chen, Yuan-Ho Chen, Erl-Huei Lu. SMC 2006: 1160-1165 [doi]

runs on WebDSL