Taming Process Variations in CNFET for Efficient Last-Level Cache Design

Dawen Xu 0002, Zhuangyu Feng, Cheng Liu 0008, Li Li, Ying Wang 0001, Huawei Li, Xiaowei Li 0001. Taming Process Variations in CNFET for Efficient Last-Level Cache Design. IEEE Trans. VLSI Syst., 30(4):418-431, 2022. [doi]

Authors

Dawen Xu 0002

This author has not been identified. Look up 'Dawen Xu 0002' in Google

Zhuangyu Feng

This author has not been identified. Look up 'Zhuangyu Feng' in Google

Cheng Liu 0008

This author has not been identified. Look up 'Cheng Liu 0008' in Google

Li Li

This author has not been identified. Look up 'Li Li' in Google

Ying Wang 0001

This author has not been identified. Look up 'Ying Wang 0001' in Google

Huawei Li

This author has not been identified. Look up 'Huawei Li' in Google

Xiaowei Li 0001

This author has not been identified. Look up 'Xiaowei Li 0001' in Google