Zhenyu Xu, Miaoxiang Yu, Yazhe Zhang, Jillian Cai, Qing Yang, Tao Wei. Tile-Level Pipeline for Linear Scalable Stencil Computation on AMD AI Engines. In Andrew Putnam, Jing Li 0073, editors, Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2025, Monterey, CA, USA, 27 February 2025 - 1 March 2025. pages 172-178, ACM, 2025. [doi]
Abstract is missing.