A 13.3ns double-precision floating-point ALU and multiplier - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

H. Yamada, T. Hotta, T. Nishiyama, F. Murabayashi, T. Yamauchi, H. Sawamoto. A 13.3ns double-precision floating-point ALU and multiplier. In 1995 International Conference on Computer Design (ICCD 95), VLSI in Computers and Processors, October 2-4, 1995, Austin, TX, USA, Proceedings. pages 466, IEEE Computer Society, 1995. [doi]

This author has not been identified. Look up 'H. Yamada' in GoogleThis author has not been identified. Look up 'T. Hotta' in GoogleThis author has not been identified. Look up 'T. Nishiyama' in GoogleThis author has not been identified. Look up 'F. Murabayashi' in GoogleThis author has not been identified. Look up 'T. Yamauchi' in GoogleThis author has not been identified. Look up 'H. Sawamoto' in Google

runs on WebDSL