60% Cycle time acceleration, 55% energy reduction, 32Kbit SRAM by auto-selective boost (ASB) scheme for slow memory cells in random variations - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yasue Yamamoto, Atsushi Kawasumi, Shinichi Moriwaki, Toshikazu Suzuki, Shinji Miyano, Hirofumi Shinohara. 60% Cycle time acceleration, 55% energy reduction, 32Kbit SRAM by auto-selective boost (ASB) scheme for slow memory cells in random variations. In Proceedings of the 38th European Solid-State Circuit conference, ESSCIRC 2012, Bordeaux, France, September 17-21, 2012. pages 317-320, IEEE, 2012. [doi]

This author has not been identified. Look up 'Yasue Yamamoto' in GoogleThis author has not been identified. Look up 'Atsushi Kawasumi' in GoogleThis author has not been identified. Look up 'Shinichi Moriwaki' in GoogleThis author has not been identified. Look up 'Toshikazu Suzuki' in GoogleThis author has not been identified. Look up 'Shinji Miyano' in GoogleThis author has not been identified. Look up 'Hirofumi Shinohara' in Google

runs on WebDSL