90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique - researchr publication

researchr

You are not signed in
Sign in
Sign up

Masanao Yamaoka, Noriaki Maeda, Yoshihiro Shinozaki, Yasuhisa Shimazaki, Koji Nii, Shigeru Shimada, Kazumasa Yanagisawa, Takayuki Kawahara. 90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique. J. Solid-State Circuits, 41(3):705-711, 2006. [doi]

Abstract is missing.

runs on WebDSL