Masanao Yamaoka, Hidetoshi Onodera. A Detailed Vth-Variation Analysis for Sub-100-nm Embedded SRAM Design. In 2006 IEEE International SOC Conference, Austin, Texas, USA, September 24-27, 2006. pages 315-318, IEEE, 2006. [doi]
No references recorded for this publication.
No citations of this publication recorded.