Assignment of inter-die signals in a simplified wiring model for die-stacking SiP designs

Jin-Tai Yan. Assignment of inter-die signals in a simplified wiring model for die-stacking SiP designs. Integration, 49:78-86, 2015. [doi]

Authors

Jin-Tai Yan

This author has not been identified. Look up 'Jin-Tai Yan' in Google