Parallel Interleavers Through Optimized Memory Address Remapping

Jing-ling Yang. Parallel Interleavers Through Optimized Memory Address Remapping. IEEE Trans. VLSI Syst., 18(6):978-987, 2010. [doi]

Abstract

Abstract is missing.