Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma 0003, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees A. Vissers, John Wawrzynek, Kurt Keutzer. Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs. In Kia Bazargan, Stephen Neuendorffer, editors, Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2019, Seaside, CA, USA, February 24-26, 2019. pages 23-32, ACM, 2019. [doi]

This author has not been identified. Look up 'Yifan Yang' in GoogleThis author has not been identified. Look up 'Qijing Huang' in GoogleThis author has not been identified. Look up 'Bichen Wu' in GoogleThis author has not been identified. Look up 'Tianjun Zhang' in GoogleThis author has not been identified. Look up 'Liang Ma 0003' in GoogleThis author has not been identified. Look up 'Giulio Gambardella' in GoogleThis author has not been identified. Look up 'Michaela Blott' in GoogleThis author has not been identified. Look up 'Luciano Lavagno' in GoogleThis author has not been identified. Look up 'Kees A. Vissers' in GoogleThis author has not been identified. Look up 'John Wawrzynek' in GoogleThis author has not been identified. Look up 'Kurt Keutzer' in Google

runs on WebDSL