Fin Prin: Analysis and Optimization of FinFET Logic Circuits under PVT Variations - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yang Yang, Niraj K. Jha. Fin Prin: Analysis and Optimization of FinFET Logic Circuits under PVT Variations. In 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, Pune, India, January 5-10, 2013. pages 350-355, IEEE, 2013. [doi]

This author has not been identified. It may be one of the following persons:

Yang Yang

Look up 'Yang Yang' in GoogleThis author has not been identified. Look up 'Niraj K. Jha' in Google

runs on WebDSL