The following publications are possibly variants of this publication:
- A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU PlatformYuchen Ren, Zhijian Liao, Xiaozhong Shi, Jinyu Xie, Yunhui Qiu, Hankun Lv, Wenbo Yin, Lingli Wang, Bowei Yu, Hua Chen, Xianjun He. fpl 2019: 321-325 [doi]
- A distributed in-memory key-value store system on heterogeneous CPU-GPU clusterKai Zhang, Kaibo Wang, Yuan Yuan, Lei Guo, Rubao Li, Xiaodong Zhang, Bingsheng He, Jiayu Hu, Bei Hua. vldb, 26(5):729-750, 2017. [doi]
- Achieving 10Gbps Line-rate Key-value Stores with FPGAsMichaela Blott, Kimon Karras, Ling Liu, Kees A. Vissers, Jeremia Bär, Zsolt István. hotcloud 2013: [doi]