Automating Logic Rectification by Approximate SPFDs

Yu-Shen Yang, Subarnarekha Sinha, Andreas G. Veneris, Robert K. Brayton. Automating Logic Rectification by Approximate SPFDs. In Proceedings of the 12th Conference on Asia South Pacific Design Automation, ASP-DAC 2007, Yokohama, Japan, January 23-26, 2007. pages 402-407, IEEE, 2007. [doi]

Authors

Yu-Shen Yang

This author has not been identified. Look up 'Yu-Shen Yang' in Google

Subarnarekha Sinha

This author has not been identified. Look up 'Subarnarekha Sinha' in Google

Andreas G. Veneris

This author has not been identified. Look up 'Andreas G. Veneris' in Google

Robert K. Brayton

This author has not been identified. Look up 'Robert K. Brayton' in Google