Secure Scan: A Design-for-Test Architecture for Crypto Chips

Bo Yang, Kaijie Wu, Ramesh Karri. Secure Scan: A Design-for-Test Architecture for Crypto Chips. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(10):2287-2293, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.