A 1-GHz low-power transposition memory using new pulse-clocked D flip-flops

Po-Hui Yang, Jinn-Shyan Wang, Yi-Ming Wang. A 1-GHz low-power transposition memory using new pulse-clocked D flip-flops. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 665-668, IEEE, 2000. [doi]

Abstract

Abstract is missing.