Optimal Layout for Butterfly Networks in Multilayer VLSI

Chi-Hsiang Yeh. Optimal Layout for Butterfly Networks in Multilayer VLSI. In 32nd International Conference on Parallel Processing (ICPP 2003), 6-9 October 2003, Kaohsiung, Taiwan. pages 379, IEEE Computer Society, 2003. [doi]

Abstract

Abstract is missing.