Process Variation Aware Transistor Sizing for Load Balance of Multiple Paths in Dynamic CMOS for Timing Optimization

Kumar Yelamarthi, Chien-In Henry Chen. Process Variation Aware Transistor Sizing for Load Balance of Multiple Paths in Dynamic CMOS for Timing Optimization. JCP, 3(2):21-28, 2008. [doi]

Authors

Kumar Yelamarthi

This author has not been identified. Look up 'Kumar Yelamarthi' in Google

Chien-In Henry Chen

This author has not been identified. Look up 'Chien-In Henry Chen' in Google