High-performance iterative BCH decoder architecture for 100 Gb/s optical communications

Jewong Yeon, Hanho Lee. High-performance iterative BCH decoder architecture for 100 Gb/s optical communications. In 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, May 19-23, 2013. pages 1344-1347, IEEE, 2013. [doi]

Authors

Jewong Yeon

This author has not been identified. Look up 'Jewong Yeon' in Google

Hanho Lee

This author has not been identified. Look up 'Hanho Lee' in Google